TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74HC123AP,TC74HC123AF,TC74HC123AFN

Dual Retriggerable Monostable Multivibrator

The TC74HC123A is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

There are two trigger inputs, \overline{A} input (negative edge), and B input (positive edge). These inputs are valid for a slow rise/fall time signal (tr = tf = 1 s) as they are schmitt trigger inputs. This device may also be triggered by using \overline{CLR} input (positive edge).

After triggering, the output stays in a MONOSTABLE state for a time period determined by the external resistor and capacitor (Rx, Cx). A low level at the $\overline{\text{CLR}}$ input breaks this state. In the MONOSTABLE state, if a new trigger is applied, it extends the MONOSTABLE period (retrigger mode).

Limits for Cx and Rx are:

External capacitor, Cx: No limit

External resistor, Rx: V_{CC} = 2.0 V more than 5 k Ω

 $V_{CC} \ge 3.0 \text{ V}$ more than $1 \text{ k}\Omega$

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


Features (Note)

- High speed: $t_{pd} = 25 \text{ ns (typ.)}$ at $V_{CC} = 5 \text{ V}$
- Low power dissipation

Standby state: $I_{CC} = 4 \mu A \text{ (max)}$ at $T_a = 25^{\circ}C$ Active state: $I_{CC} = 700 \mu A \text{ (max)}$ at $T_a = 25^{\circ}C$

- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Output drive capability: 10 LSTTL loads
- Symmetrical output impedance: $|I_{OH}| = I_{OL} = 4 \text{ mA (min)}$
- Balanced propagation delays: $t_pLH \simeq t_pHL$
- Wide operating voltage range: V_{CC} (opr) = 2 to 6 V
- Pin and function compatible with 74LS123

Note: xxxFN (JEDEC SOP) is not available in Japan.



Weight


 DIP16-P-300-2.54A
 : 1.00 g (typ.)

 SOP16-P-300-1.27A
 : 0.18 g (typ.)


 SOL16-P-150-1.27
 : 0.13 g (typ.)

Note: In the case of using only one circuit, $\overline{\text{CLR}}$ should be tied to GND, $Rx/Cx \cdot Cx \cdot Q \cdot \overline{Q}$ should be tied to OPEN, the other inputs should be tied to V_{CC} or GND.

Pin Assignment




IEC Logic Symbol



2

Block Diagram (Note 1)(Note 2)



Note 1: Cx, Rx, Dx are external capacitor, resistor, and diode, respectively.

Note 2: External clamping diode, Dx;

The external capacitor is charged to V_{CC} level in the wait state, i.e. when no trigger is applied. If the supply voltage is turned off, Cx is discharges mainly through the internal (parasitic) diode. If Cx is sufficiently large and V_{CC} drops rapidly, there will be some possibility of damaging the IC through in rush current or latch-up. If the capacitance of the supply voltage filter is large enough and V_{CC} drops slowly, the in rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is ± 20 mA.

In the case of a large Cx, the limit of fall time of the supply voltage is determined as follows:

$$t_f \geq (V_{CC} - 0.7) \; Cx/20 \; mA$$

(tf is the time between the supply voltage turn off and the supply voltage reaching 0.4 V_{CC}.)


In the event a system does not satisfy the above condition, an external clamping diode (Dx) is needed to protect the IC from in rush current.

Truth Table


	Inputs		Out	puts	Function			
Ā	В	CLR	Q	Q				
$\overline{}$	Н	Н	П		Output Enable			
Х	L H		L	Н	Inhibit			
Н	Х	X Н Н		Н	Inhibit			
L				П	Output Enable			
L	н 🖵		Л	П	Output Enable			
Х	Х	X L		Н	Inhibit			

X: Don't care

System Diagram



Timing Chart



4

Functional Description

(1) Stand-by state

The external capacitor (Cx) is fully charged to V_{CC} in the stand-by state. That means, before triggering, the QP and QN transistors which are connected to the Rx/Cx node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies turn off. The total supply current is only leakage current.

(2) Trigger operation

Trigger operation is effective in any of the following three cases. First, the condition where the \overline{A} input is low, and the B input has a rising signal; second, where the B input is high, and the \overline{A} input has a falling signal; and third, where the \overline{A} input is low and the B input is high, and the \overline{CLR} input has a rising signal.

After a trigger becomes effective, comparators C1 and C2 start operating, and Q_N is turned on. The external capacitor discharges through Q_N . The voltage level at the Rx/Cx node drops. If the Rx/Cx voltage level falls to the internal reference voltage Vref L, the output of C1 becomes low. The flip-flop is then reset and Q_N turns off. At that moment C1 stops but C2 continues operating.

After Q_N turns off, the voltage at the Rx/Cx node starts rising at a rate determined by the time constant of external capacitor Cx and resistor Rx.

Upon triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of Rx/Cx changes from falling to rising. When Rx/Cx reaches the internal reference voltage Vref H, the output of C2 becomes low, the output Q goes low and C2 stops its operation. That means, after triggering, when the voltage level of the Rx/Cx node reaches Vref H, the IC returns to its MONOSTABLE state.

With large values of Cx and Rx, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, tw (OUT), is as follows:

tw (OUT) = 1.0 Cx Rx

(3) Retrigger operation

When a new trigger is applied to either input \overline{A} or B while in the MONOSTABLE state, it is effective only if the IC is charging Cx. The voltage level of the Rx/Cx node then falls to Vref L level again. Therefore the Q output stays high if the next trigger comes in before the time period set by Cx and Rx.

If the new trigger is very close to previous trigger, such as an occurrence during the discharge cycle, it will have no effect.

The minimum time for a trigger to be effective 2nd trigger, trr (Min.), depends on V_{CC} and C_{X} .

(4) Reset operation

In normal operation, the \overline{CLR} input is held high. If \overline{CLR} is low, a trigger has no effect because the Q output is held low and the trigger control F/F is reset. Also, QP turns on and Cx is charged rapidly to V_{CC} .

5

This means if $\overline{\text{CLR}}$ is set low, the IC goes into a wait state.



Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	–0.5 to 7	V
DC input voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
DC output voltage	V _{OUT}	-0.5 to V_{CC} + 0.5	V
Input diode current	I _{IK}	±20	mA
Output diode current	lok	±20	mA
DC output current	lout	±25	mA
DC V _{CC} /ground current	Icc	±50	mA
Power dissipation	PD	500 (DIP) (Note 2)/180 (SOP)	mW
Storage temperature	T _{stg}	-65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of Ta = -40 to $65^{\circ}C$. From Ta = 65 to $85^{\circ}C$ a derating factor of -10 mW/°C shall be applied until 300 mW.

Operating Ranges (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{CC}	2 to 6	V
Input voltage	V _{IN}	0 to V _{CC}	V
Output voltage	V _{OUT}	0 to V _{CC}	V
Operating temperature	T _{opr}	−40 to 85	°C
Input rise and fall time (CLR only)	t _r , t _f	0 to 1000 ($V_{CC} = 2.0 \text{ V}$) 0 to 500 ($V_{CC} = 4.5 \text{ V}$) 0 to 400 ($V_{CC} = 6.0 \text{ V}$)	ns
External capacitor	Сх	No limitation (Note 2)	F
External resistor	Rx	\geq 5 k (V _{CC} = 2.0 V) (Note 2) \geq 1 k (V _{CC} \geq 3.0 V) (Note 2)	Ω

Note 1: The operating ranges must be maintained to ensure the normal operation of the device.

Unused inputs must be tied to either VCC or GND.

Note 2: The maximum allowable values of Cx and Rx are a function of leakage of capacitor Cx, the leakage of TC74HC123A, and leakage due to board layout and surface resistance.

Susceptibility to externally induced noise signals may occur for Rx > 1 M Ω .



Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Test Condition			Ta = 25°C			Ta = -40	Unit	
Characteristics				V _{CC} (V)	Min	Тур.	Max	Min	Max	Offic
		_		2.0	1.50	_	_	1.50	_	V
High-level input voltage	V_{IH}			4.5	3.15	_	_	3.15	_	
Ü				6.0	4.20		_	4.20	_	
				2.0	_	_	0.50	_	0.50	V
Low-level input voltage	V_{IL}		_	4.5	_	_	1.35	_	1.35	
Ü				6.0	_		1.80	_	1.80	
				2.0	1.9	2.0	_	1.9	_	
High-level output			$I_{OH} = -20 \mu A$	4.5	4.4	4.5	_	4.4	_	
voltage —	V _{ОН}	VIN = VIH or VIL		6.0	5.9	6.0	_	5.9	_	V
(Q, \overline{Q})			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	_	4.13	_	
			$I_{OH} = -5.2 \text{ mA}$	6.0	5.68	5.80	_	5.63	_	
	VoL	V _{IN} = V _{IH} or V _{IL}		2.0	_	0.0	0.1	_	0.1	
Low-level output			$I_{OL} = 20 \mu A$	4.5	_	0.0	0.1	_	0.1	
voltage —				6.0	_	0.0	0.1	_	0.1	V
(Q, Q)			I _{OL} = 4 mA	4.5	_	0.17	0.26	_	0.33	
			$I_{OL} = 5.2 \text{ mA}$	6.0	_	0.18	0.26	_	0.33	
Input leakage current	I _{IN}	V _{IN} = V _{CC} or GND		6.0		_	±0.1	_	±1.0	μА
Rx/Cx terminal off-state current	I _{IN}	V _{IN} = V _{CC} or	GND	6.0	_	_	±0.1	_	±1.0	μА
Quiescent supply current	Icc	V _{IN} = V _{CC} or GND		6.0	_	_	4.0	_	40.0	μА
Active-state supply		\/\/a= 0*	CND	2.0	_	45	200	_	260	μА
current	I _{CC}	$V_{IN} = V_{CC}$ or		4.5	_	400	500	_	650	μΑ
(Note)		NX/UX = 0.5	$Rx/Cx = 0.5 V_{CC}$		_	0.7	1.0	_	1.3	mA

Note: Per circuit



Timing Requirements (input: $t_r = t_f = 6$ ns)

Characteristics	Symbol	Test Condition	Ta = 25°C		Ta = -40 to 85°C	Unit		
			V _{CC} (V)	Тур.	Limit	Limit		
	t _{W (L)}		2.0	_	75	95		
Minimum pulse width		_	4.5	_	15	19	ns	
			6.0	_	13	16		
	t _{W (L)}		2.0	_	75	95		
Minimum clear width		_	4.5	_	15	19	ns	
			6.0	_	13	16		
	t _{rr}	Rx = 1 kΩ	2.0	325	_	_		
		Cx = 100 pF	4.5	108	_	_	ns	
Minimum retrigger time		CX = 100 μr	6.0	78	_	_		
willimitati realigger anne		Rx = 1 kΩ	2.0	5.0		_		
			4.5	1.4	_	_	μS	
		Cx = 0.01 μF	6.0	1.2	_	_		

AC Characteristics ($C_L = 15 \text{ pF}$, $V_{CC} = 5 \text{ V}$, $Ta = 25^{\circ}\text{C}$, input: $t_r = t_f = 6 \text{ ns}$)

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Output transition time	t _{TLH} t _{THL}	_	_	4	8	ns
Propagation delay time $(\overline{A}, B-Q, \overline{Q})$	t _{pLH} t _{pHL}	_	_	25	36	ns
Propagation delay time (CLR TRIGGER-Q, Q)	t _{pLH}	_	_	26	41	ns
Propagation delay time (CLR -Q, Q)	t _{pLH}	_		16	27	ns

8



AC Characteristics ($C_L = 50$ pF, input: $t_r = t_f = 6$ ns)

	0 1 1	Test Condition			Ta = 25°C		Ta = -40	1.124	
Characteristics	Symbol		V _{CC} (V)	Min	Тур.	Max	Min	Max	Unit
	tTLH		2.0	_	30	75	_	95	
Output transition time	t _{THL}	_	4.5	_	8	15	_	19	ns
	TITL		6.0	_	7	13		16	
Propagation delay	t _{pLH}		2.0	_	102	210	_	265	
time	t _{pHL}	_	4.5	_	29	42	_	53	ns
$(\overline{A}, B-Q, \overline{Q})$	·priι∟		6.0	_	22	36	_	45	
Propagation delay time			2.0	_	102	235	_	295	
	t _{pLH}	_	4.5	_	31	47	_	59	ns
$(\overline{CLR} \ TRIGGER-Q, \overline{Q})$	t _{pHL}		6.0	_	23	40	_	50	
Propagation delay	4		2.0	_	68	160	_	200	
time	t _{pLH}	_	4.5	_	20	32	_	40	ns
$(\overline{CLR} - Q, \overline{Q})$	t _{pHL}		6.0	_	16	27	_	34	
	twouT	Cx = 28 pF	2.0	_	700	2000	_	2500	
		$Rx = 6 k\Omega (V_{CC} = 2 V)$	4.5	_	250	400	_	500	ns
		$Rx = 2 k\Omega (V_{CC} = 4.5 V, 6 V)$	6.0	_	210	340	_	425	
		Cx = 0.01 μF	2.0	90	110	130	90	130	
Output pulse width			4.5	95	105	115	95	115	μS
		$Rx = 10 \text{ k}\Omega$	6.0	95	105	115	95	115	
		Cx = 0.1 μF	2.0	0.9	1.0	1.2	0.9	1.2	
		$Rx = 10 \text{ k}\Omega$	4.5	0.9	1.0	1.1	0.9	1.1	ms
		$ _{LX} = 10 \text{ K75}$	6.0	0.9	1.0	1.1	0.9	1.1	
Output pulse width error between circuits	∆tw _{OUT}	_		_	±1	_	_	_	%
(in same package)									
Input capacitance	C _{IN}	_			5	10	_	10	pF
Power dissipation capacitance	C _{PD}	_		_	162	_	_	_	pF
pasita 00	(Note)								

Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

9


Average operating current can be obtained by the equation:

 I_{CC} (opr) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}' \cdot duty/100 + I_{CC}/2$ (per circuit)


(I_{CC}': active supply current)


(duty. %)

Output Pulse Width Constant K – Supply Voltage (typical)










SUPPLY VOLTAGE V_{cc} (V)

1

10

 $t_{rr} - V_{CC}$ Characteristics (typ.)


Package Dimensions



Weight: 1.00 g (typ.)

Package Dimensions


SOP16-P-300-1.27A Unit: mm



Weight: 0.18 g (typ.)



Package Dimensions (Note)



Note: This package is not available in Japan.

Weight: 0.13 g (typ.)

RESTRICTIONS ON PRODUCT USE

20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No
 responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
 may result from its use. No license is granted by implication or otherwise under any patents or other rights of
 TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations
 that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
 occurring as a result of noncompliance with applicable laws and regulations.